



Jmugc

AF/2800  
JH

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Group Art Unit: 2825

Examiner: Dihn, P.

Applicant: Zhaohui et al.

Serial No: 09/684,868

Filing Date: October 6, 2000

For: DIAGNOSTIC ARCHITECTURE USING FPGA CORE IN SYSTEM ON A CHIP DESIGN

I hereby certify that this notice of appeal attached hereto is being deposited with the United States Postal Service as first class mail in an envelope addressed to Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on April 5, 2004.

By:

Chris Maiorana

**NOTICE OF APPEAL**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

The Applicant of the above-captioned patent application hereby appeals to the Board of Patent Appeals and Interferences from the decision dated November 4, 2003 of the Examiner finally rejecting Claims 1, 4-9 and 11-33.

An extension of time to respond to the final rejection is hereby requested for two months. The payment for the two month extension fee and the appeal fee should be charged to Deposit Account No. 12-2252 (a duplicate copy of this sheet is enclosed).

If Applicant has not requested a sufficient extension and/or has not paid a sufficient

04/09/2004 SSESHE1 00000090 122252 09684868

01 FC:1401 330.00 DA  
02 FC:1252 420.00 DA

fee for this matter, and/or for the extension necessary to prevent the abandonment of this application, please consider this as a request for an extension for the required time period and/or authorization to charge Deposit Account No. 12-2252 for any fee which may be due.

Respectfully submitted,

CHRISTOPHER P. MAIORANA, P.C.

Christopher P. Majorana  
Registration No. 42,829

Dated: April 5, 2004

c/o  
Intellectual Property Law Department  
LSI Logic Corporation  
1621 Barber Lane  
MS: D-106 Legal  
Milpitas, CA 95035

**Attorney Docket No.: 00-255/1496-00039**